Line Topology
13 stations · 8 cell-side · 5 module-side
Cell side (wafer → tested cell)
Module side (cell → finished module)
Bottleneck analysis
Highest queue: wafer-insp with 0 WIP units.
Theoretical max throughput is gated by the slowest station's parallelism × cycle time.